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ABSTRACT OF THE DISCLOSURE 
A high speed binary-to-decimal conversion system in- 
cludes a binary register divided into a plurality of sub- 
group registers, each storing a preselected portion of 
the binary number and including a preselected one of 
the binary digits as a least significant binary digit in the 
respective subgroup register; a binary to decimal con- 
verter connected to each of said subgroup of registers; 
and a decimal register coupled to receive the outputs 
from the binary to decimal converter. The binary to 
decimal converter cooperates with each of the plurality 
of the subgroup registers in a predetermined sequence 
and on the basis of the decimal number equivalent of 
the least significant binary digit in the respective sub- 
group register. More particularly, each subgroup reg- 
ister, through the operation of the binary to decimal 
converter, provides a decimal number to the decimal 
register equal to the binary number stored therein on 
the basis of the decimal Inumber equivalent of 'the 
least significant binary digit of the particular subgroup 
register cooperating with the binary to decimal con- 
verter. In this manner, the binary to decimal converter 
functions such that it provides to the decimal register 
not only outputs representing units, but also outputs 
reresenting higher order decimal numbers, thereby 
achieveing the conversion from binary to decimal num- 
ber in fewer steps than previous conversion systems. 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 85-568 
(72 Stat. 435; 42 U.S.C. 2457). 
The present invention relates generally to systems for 
converting a binary number to the decimal equivalent 
or decimal counterpart thereof, and more particularly 
to a system for rapidly converting electrical pulses corre- 
sponding to a number in binary notation to electrical 
pulses representative of the same number in decimal 
notation. 
In data handling, evaluating and processing equipment, 
such as high speed counters, scalers, and digital com- 
puters, it i s  convenient to process electrical pulses, cor- 
responding to the numerical data which are to be proc- 
essed, in the binary system of notation. That it to say, 
all numbers are converted to the base or radix 2 for 
subsequent operations usually by means of cascaded bi- 
stable switching devices or flip-flops. A flip-flop is a 
bistable circuit device capable of assuming either of 
two stable electrical conditions or states in an alternate 
manner in response to an input or trigger signal. Flip- 
flop circuits may be designed utilizing vacuum tubes, 
transistor elements, tunnel diodes, and similar switching 
devices, and since flip-flops are adapted to function most 
efficiently as binary logic elements typically, computer 
circuits utilizing flip-flops carry data through the entire 
processing operation in binary notation. When the data 
5 
10 
15 
20 
25 
30 
35 
40 
45 
50 
55 
60 
65 
70 
2 
are to be read out of the counter or computer, either by 
visual display or read out printer, it is desirable for the 
number to be converted from binary notation into decimal 
notation for convenience in subsequent interpretation. 
Binary based circuits store and process numerical data 
by means of registers or modified scalers. A typical reg- 
ister may comprise a cascaded series of flip-flops in 
which the output of each flip-flop becomes the input to 
the next flip-flop. The storage capacity of the register, or 
in other words, the number of binary data bits, Le., 
basic binary intelligence units, which can be placed 
in the register, is determined by the total number of 
cascaded iZp-flops. A scaler or register of the afore- 
described type is called a shift register. A binary number 
may be entered into a shift register in serial form. That 
is to say, as each bit corresponding to a portion of the 
binary number enters a flip-flop from the previous flip- 
flop, each flip-flop in the register takes on the state held 
by the previous flip-flop until the register is filled. Thus, 
the register is filled when the last flip-flop in the cascaded 
series register assumes the state of the next to the last 
flip-flop of the register. 
Typically, in earlier binary to decimal conversion 
systems, the conversion process transferred numbers 
stored in the binary shift register into the decimal shift 
register. The aforesaid conversion process proceeded 
as follows: Two logically connected registers, which for 
purposes of illustration will hereinafter be referred to 
as a binary scaler and a decimal scaler, are simultaneously 
shifted by means of a synchronizing clock pulse. A binary 
number is entered into the binary scaler and the decimal 
scaler is cleared or reset to zero. Each clock pulse then 
simultaneously subtracts one count from the binary 
scaler and adds one count to the decimal scaler. Thus, 
for each count subtracted out of the binary scaler, a 
corresponding count is entered into the units input of 
the decimal scaler. When the binary scaler is cleared, or 
in other words, when all of the data have been subtracted 
from the binary scaler, the conversion process is com- 
plete and the binary number has been wholly transferred 
to the decimal scaler. 
However, when large numbers are encountered, the bit 
by bit subtraction from the binary scaler into the units 
input of the decimal scaler is necessarily slow. There are 
several factors which contribute to the problem of con- 
version speed. The serial transfer or synchronized sub- 
traction-addition process is effected by means of a clock 
pulse which advances the transfer of counts from each 
flip-flop to the next and from the binary register to the 
decimal register. The frequency of the clock pulse may 
be limited by the intrinsic time constants of the flip-flop 
circuits and further limited by the switching speeds of the 
components themselves. In addition, the ancillary circuits 
in certain computers may require relatively low clock 
pulse frequencies, thereby setting an upper limit to switch- 
ing rates. Furthermore, when a large binary number is 
encountered, as an example, a 16 bit binary number which 
can be as large as 65,536 in decimal notation, the conver- 
sion time period may be considerable by virtue of the 
fact that the binary number is entered through the units 
input of the decimal register. With a clock pulse rate of 
100 kilocycles the conversion time for the aforesaid 16 
bit binary number would be approximately two-thirds of 
a second. In order to avoid excessive dead time of the 
binary shift register during the conversion process, dur- 
ing which time the register cannot accept a new binary 
number, a more rapid method of converting from the 
binary register to the decimal register is desirable. 
It is, therefore, a primary object of this invention to 
provide an improved binary to decimal conversion system. 
It is another object of this invention to provide a high 
speed binary to decimal conversion system utilizing im- 
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proved circuits to greatly increase the rate of conversion end of the register and the least significant bit appearing 
with comparatively slow synchronizing clock pulse rates. at the right side of the register. 
It is a further object of this inventiion to provide a The shift register utilized in the preferred embodi- 
high speed binary to decimal conversion system in which ment of this invention is a synchronous device utilizing 
the conversion is effected by means of improved shift parallel gating. Furthermore, the flip-flop circuits are 
register transfer circuits. adapted to perform two operations. The first of these 
Still another object of this invention is to provide a is to shift in the aforedescribed manner when the appro- 
high speed binary to decimal conversion system utilizing priate signal appears on the shift line and the second is 
a parallel gated sh i t  registers wherein large numbers to count down one bit or, in other words, subtract one 
can be entered and stored in a binary register and can be lo bit when the appropriate signals appear on the count down 
transferred to a decimal register in significantly fewer enable lines. 
steps than in previous conversion systems. To aid in understanding how the shift register operates, 
For the purposes of illustrating and explaining the the following description of the operation of typicd cir- 
novel features of this invention, we have provided in the cuits utilized in the invention will be helpful, The binary 
accompanying drawings preferred embodiments thereof 15 shift register is comprised of five identical subunits, each 
which, when taken into consideration with the following consisting of three flip-flops, plus a single flipflop. Each 
description and claims, should facilitate an understand- subunit is adapted to count down one bit in response to a 
ing of my invention and the operation thereof .and clock pulse whenever a count down enable pulse and 
wherein, carry input pulse are applied simultaneously. The signif- 
FIGURE 1 is a circuit diagram of a preferred embodi- 20 icance of the carry input pulse can best be understood by 
ment of this invention; examining the various input and output signals to and 
FIGURE 2 is a flow chart which illustrates the opera- from the subunits. A carry output pulse from the sub. 
tion of a portion of the circuit shown in FIGURE 1. unit appears whenever the subunit is cleared or contains 
The conversion system of the present invention is a only zeros. The data output pulse from the subunit repre- 
modification of the technique whereby the conversion 25 sents the output of the flip-flop which carries the least 
process is a subtraction from the binary number stored significant bit of the subunit. Thus, two three-stage sub- 
in a binary register with simultaneous addition or ac- mits can be connected in cascade to form a six-stage bi- 
cumulation of the number in a decimal register. The idea nary register as follows: First, the cany output of the least 
behind this system is that input signals derived from the significant subunit is connected to the carry input of the 
binary register can be entered directly into decades of 30 most significant subunit. Second, the count down enable 
the decimal register rather than only through the units leads of both subunits are connected in parallel. Third, 
input as in previous systems. Thus, utilizing basic circuits the data iput lines of the least significant subunit are con- 
which are common and well known, the present invention nected to the data input lines of the most significant sub- 
provides a reduction by a factor of approximately 40 unit. Thus, the carry output of the most significant sub- 
in the required number of operations to convert a binary 35 unit becomes the carry output for all six stages of the 
number equal to 216-1 to its decimal counterpart of two cascaded subunits and a carry output signal appears 
65,535. only when both subunits are cleared. A plurality of sub- 
Referring now to FIGURE 1, which is a circuit diagram units can be cascaded as aforedescribed to form binary 
of a specific embodiment of the present invention, there shift registers of any desired capacity and such circuits 
is provided a source of binary numbers 10 which is cou- 40 are we1 known to the art and fully described in the tech- 
pled to binary shift registers 12 and 14. Although binary nical literature. 
shift registers 12 and 14 have been designated respectively In the preferred embodiment of this invention, there have 
upper binary register and lower binary register for rea- been connected the data inputs and data outputs of five 
sons which will become apparent when explained below, such subunits plus an additional single flip-flop in cascade 
in effect, they can be considered functionally as com- 45 to form a sixteen stage shift register. However, the carry 
prising in combination the entire binary shift register. outputs and carry inputs of the flip-flops have been ar- 
The binary shift register is thus comprised of 16 bistables ranged in such a way as to divide the shift register into 
or flip-flops capable of storing a 16 bit binary number. two functionally separate and independent registers dur- 
The binary number is entered into the binary shift register ing the binary to decimal conversion subtraction. These 
serially at one end of the register. 50 two registers are called the upper binary register 12 and 
Connected between the binary shift registers 12 and 14, the lower binary register 14, respectively. To illustrate 
and the decimal register 24, is a binary to decimal con- how the binary number appears in the binary shift regis- 
verter register 22. A reset 20 is provided to clear all of ters after the 16 stage binary number entry shifting proc- 
the registers to zero when desired. A clock pulse gen- ess, the stored binary number can be thought of as two 
erator and programmer 16 provides a series of electrical 55 separate binary numbers. The number stored in the upper 
gating pulses which are applied simultaneously to the register 12 has a weight of 1024, i.e. ( 2 9  while the num- 
source of binary numbers 10 and to the shift logic cir- ber stored in the lower register 14 has a weight of unity. 
cuits of binary shift registers 12 and 14 as well as to In other words, the original entire binary number can be 
the binary to decimal converter 22. found by multiplying the binary number stored in the 
In the preferred embodiment of the invention illus- 60 upper register by 1024 and adding the product to the bi- 
trated in HGURE 1, the binary number is transferred nary number stored in the lower register. The resultant 
into the shift registers with its least significant data bit, sum is the original binary number as stored in both regis- 
Le., binary unit or digit, appearing first and its most ters. The significance of this division of the binary shift 
significant data bit appearing last. The number is then register into an upper register and a lower register is by 
entered serially in synchronization with the clock pulse 65 no meam obvious and will be shown essential to the im- 
signal. As each bit of the binary number is entered, the proved high speed conversion system as described here- 
clock pulse signal is adapted to actuate the appropriate inafter. 
shift line, thus causing the data bit stored in each flip- To illustrate the unique features of the high speed 
flop to be shifted to the adjacent flip-flop. The afore- conversion process, a description of a typical conversion 
described process proceeds from the input end of the 70 follows: It is assumed that a binary number has been 
register corresponding to the flip-flop designated 216, to entered into the binary register and is sufficiently large 
the opposite end of the register corresponding to the flip so as to occupy both the upper and lower registers. When 
flop designated 2O. After 16 shifts the binary number will the count down substraction is started for each count 
have been fully entered into the binary shift register, subtracted from the upper register 12, one count is en- 
the most significant bit appearing at the left side or input 75 tered to the "thousands" decade of the decimal register 
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24, two counts are entered to the “tens” decade of the 
decimal register, and four counts are entered to the 
“units” decade of the decimal register. Thus, if the upper 
binary register had contained only one count, equivalent 
to the decimal number 1024, the number would be decimal register equals: 
entered into the decimal register after seven operations 
corresponding in turn to seven succesive clock pulses. 
If, at the end of the aforedescribed Process the upper Thus, 1024 counts have been entered into the decimal binary register cleared to zero? the number is in the register on seven successive clock pulses corresponding to lower binary register is entered to the decimal register. 10 the subtraction of one count from the upper binary reg- 
However, if the upper binary register is not cleared after ister. 
the first subtraction, which is to say the number stored When the BDC reaches state 8, it examines the con- 
therein is 211 or larger, the aforesaid process is repeated tents of the UR and LR, If both the UR and LR are 
until the upper binary register is cleared to zero. When cleared to zero, the BDC will return to state 1 and auto- 
the upper binary register is‘cleared* the stored in 15 matically stop. If, however, the UR is not cleared to zero, 
the lower blnary reglster 1s converted to decimal form the BDC will automaiically shift to state 2 and the au- 
by entering one count into the decimal “units” decade tonomous cycle described above will be repeated until 
for each count subtracted from the lower binary register. the UR is cleared. The UR subtraction can be repeated a 
The binary to decimal converter 22 in FIGURE 1 per- maximum of 63 times, i.e,, 26-1 corresponding to the 
forms the above operatioFs by means. of three logically 20 condition wherein each of the six UR flip-flops contains a 
connected Ibistable multivlbrators or fllp-flops. The three ‘Lone’’ at the beginning of the conversion cycle. If the UR 
flip-flop and associated logic gates are combined to form is cleared to zero, and the lower register contains a num- 
a circuit which can assume eight Unique stable states, ber when the BDC moves from state 1 to state 2, the LR 
each of which corresponds to various “on” and “off or conversion cycle is ready to begin. 
“one” and “zero” conditions of each flip-flop. The eight 25 During the conversion of the LR, the BDC remains in 
states Of the binary to decimal Converter 22 are illus- state 2 and generates a count down enable signal to the 
trated in the flow chart of FIGURE 2- The binary to LR simultaneously with each clock pulse, which causes 
decimal COrIVerter is Similar to a COnVentiOnal shift reg- the LR to subtract one count on each pulse, For each 
ister insofar as it i s  a clocked synchronous register with count subtracted from the lower register the BDC also 
parallel gating. However, internal gating and logic cir- 30 generates one count on the ‘‘units” output line to the 
cuits determine a unique autonomous Pattern Of opera- decimal register. From the foregoing, it can be seen that 
tion in states 3, 4, 5, 6, and 7, while states 1, 2, and 8 the binary number stored in the LR is transferred to the 
are made dependent on signals received from the upper decimal register on a one-to-one basis. When the LR is 
and lower binary registers as Well as the initial Start Or cleared to zero, the conversion is complete and the BDC 
reset signal. 35 returns to state 1 or home where it remains while an- 
The “home” state Or state 1 iS defined as the starting other binary number is entered into the binary shift reg- 
point or reset position of the binary to decimal converter ister. The maximum capacity of the LR is 1023, i.e., 
register or, for purposes of Convenience in nomenclature, 210- 1 and thus, the total number of clock pulses required 
hereinafter referred to as the BDC. During the shifting to clear the LR is also 1023, corresponding to the con&- 
operation, Le., when a binary number is being entered 40 tion wherein each of the flip-flops contains a “one” at 
into the upper and lower binary registers, hereinafter the beginning of the conversion cycle. 
It can now be seen how large numbers are conver+Ed referred to as UR and LR respectively, the BDC remains 
in state 1. After the 16 bit binary number has been fully with relatively few successive clock pulses. Assume that 
entered into the UR and LR, the clock pulse generator the binary register is filled to capacity with a binary 
and programmer l6 the BDC to begin the ‘On- 45 number. In the embodiment of my invention illustrated 
version process with a start signal. The start signal causes in FIGURE this number corresponds to 65,535, i.e., 
registers are cleared. It is obvious that if both the UR convert this number to decimal form is the sum of the and LR are cleared, the binary number is zero and hence, maximum number of clock pulses through which the the BDC will remain in state 1. However, if a number 1s present in either the UR or LR, the BDC will shift to 50 BDC must cycle in order to clear the upper and lower 
state 2, If the UR is not cleared when the BDC reaches registers. The maximum numbers of clock pulses for clear- 
state 2, the BDC will begin the upper register conversion ing the upper register have been &own to be 63X7=441. The maximum number of clock pulses for clearing the subtraction. 
The upper register conversion subtraction is accom- lower register has been 
plished by the BDc shifting through six states, generat- 55 441+1023=1464, and the number 65,535 requires 1464 
ing as well, a specific enable output signal to the UR at consecutive clock pulses for complete conversion from 
the proper state. ne first shift from state 2 to state 3 binary form to decimal form. If a clock Pulse frequency 
generates a count down enable signal to the upper register of 100 kilocycles is assumed, the aforesaid IN2mber can 
and also generates one count on the “thousands” output be converted in approximately 15 milli~econds. 
line to the decimal register. The countdown enable signal 60 The above specification and drawings are not intended 
to the upper register causes it to perform one subtraction. to limit the of Our but are for 
n u s ,  1000 counts, representing a relatively large portion illustrative purposes. The scope of our invention is set 
of the decimal number, is transferred in one clock pulse. forth 
We claim: The second shifi from state 3 to state 4 generates one 
count on the “tens” output line to the decimal register. 65 1. Apparatus for converting a binary number into an 
on the third shift from state 4 to state 5 a one count on equivalent decimal number comprising: a binary register 
the “tens” output line to the decimal register is again for storing a binary number having a predetermined num- 
generated. The fourth shift from state 5 to state 6 gen- ber of binary digits, said binary register being subdi- 
,=.rates a “one” count on the units output line to the vided into a plurality of subgroup registers such that 
decimal register. The fifth shift from state 6 to state 7 70 each of said subgroup registers, comprising more than 
and the sixth shift from state 7 to state 8 both generate one Stage, Stores a preselected portion of said binary 
a $cone*’ count on the units output line to the decimal number and includes a preselected one of said binary 
register. digits as a least significant binary digit therein; a decimal 
The BDC can make one of two possible shifts from register for storing an equivalent decimal number hav- 
state 8 depending upon the state of the UR and LR. In 75 ing a number of decimal digits corresponding to said 
either case the move from state 8 to either state 1 (home) 
or state 2 generates a “one” count on the units output 
line to the decimal register. It can now be seen that the 
total number of counts transferred from the UR to the 
low+ 10+ 10f 1+ 1+ 1+  1= 1024 
the BDC to shift to state the upper and lower 216-1. m e  total number of clock pulses necessary to 
to be 1023* 
in the 
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predetermined number of binary digits; and converter 
means connected to each of said subgroup registers and 
having outputs coupled to said digital register, said con- 
verter means operative to convert in a prearranged se- 
quence the portion of said binary number in each of 
said subgroup registers into a corresponding portion of 
said corresponding decimal number in said decimal 
register on the basis of the decimal number equivalent 
of said least significant binary digit in said respective sub- 
group register, thereby reducing the length of the time 10 
period required for converting said binary number into 
an equivalent decimal number. 
2, Apparatus as claimed in claim 1, wherein said 
decimal register includes a plurality of separate decades 
corresponding to ascending orders of decimal digits; and 15 
said converter means includes: means for subtraction 
counting on a single-count-at-a-time basis from each of 
said subgroup registers, each count from one of said sub- 
group registers representing said decimal number equiva- 
lent of said least significant binary digit in said sub- 20 
group register; and means responsive to each count from 
one of said subgroup registers to accumulate in said 
decimal register the decimal number equivalent of said 
least significant binary digit in said subgroup register 
by counting into said separate decades of said decimal 25 
register the units of magnitude of each corresponding 
decimal digit of said decimal number equivalent. 
3. Apparatus as claimed in claim 2, wherein said pre- 
determined number of binary digits is greater than four, 
and said binary register is subdivided into an upper sub- 30 
group register and a lower subgroup register with said 
portion of said binary number stored in said upper sub- 
group register being preselected such that said least 
significant binary digit therein has a decimal number 
equivalent which minimizes the total number of counts 35 
required to accumulate said equivalent decimal number 
in said decimal register. 
8 
4. Apparatus for converting a binary number which 
may comprise greater than 10 binary digits into a cor- 
responding decimal number, said apparatus comprising: 
a binary register for storing said binary number, said 
binary register including a number of bistable stages 
equal to the maximum number of binary digits expected 
in said binary numiber and being divided into an upper 
register and a lower register such that the 11th binary 
digit is the least significant digit in said upper register 
and the first binary digit is the least significant digit in 
sad lower register; a decimal register for storing said cor- 
responding decimal number, said decimal register includ- 
ing a plurality of separate decades corresponding to 
ascending orders of decimal digits in said corresponding 
decimal number; and means connected to said upper 
and lower registers for subtraction counting therefrom 
in sequence, said aforementioned means also including 
'means, coupled to said decimal register, for counting into 
the thousands, tens, and units decades of said decimal 
register one, two, and four counts, respectively, for each 
count from said upper register and for couting into the 
units decade of said decimal register one count for each 
count from said lower register. 
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